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SUMMARY 
The parallel-! network has been used extensively in the feedback 
loops of amplifiers to produce highly selective filter amplifiers0 How-
ever, previously constructed circuits are not able to continuously vary 
the overall circuit Q factor while maintaining a constant center frequency 
and a constant gain at center frequency,, 
The selective amplifier proposed here uses a parallel-T network 
in the feedback loop, wr •;...:; produces an overall response like that of a 
parallel RLC network driven with a constant current.. In facts a special 
RC load circuit is placed on the ampi. ,fee.?- 5 output so that the equation 
governing the overall voltage gain will be identical in form to the equa-
tion for the parallel RLC network, This arrangement allows variation of 
the overall Q-factor from a value less than D5 to a value of approximately 
500 while maintaining a constant center frequency at 1 kc/s and a constant 
gain at center frequency. Transistors and RC circuitry are exclusively 
employed. 
A three stage transistor amplifier is used to provide the necessary 
voltage gain- The input stage is a summing amplifier which adds the input 
signal to the signal fed back from the parallel~T network0 The input 
stage has a high input resistance to prevent loading down the parallel-To 
A common-emitter common-emitter compound connection of transistors is 
employed to obtain this high input resistance^ Also, special consider-
ation is given to the design of the ampiifier section in order that 
oscillations will not results Additional consideration is given to 
X 
achievement of a fairly high signal-to=noise ratio at the output0 
A systematic method for calculating the element values in the 
parallel-! and load circuits is presented along with equations to pre= 
diet the maximum Q attainable with the voltage gain presento All 
circuit elements are given in terms of one element and criteria are 
established for determination of this one elementc 
The proposed circuit was constructed and measurements were made 
to check its operation with that predicted,, The amplifier section is 
considered stage by stage to illustrate the manner in which the overall 
amplifier response is achieved*, In addition, the effects of varying the 
d0c0 supply voltage and the ambient temperature are considered to deter-
mine the stability of the circuit to such changes0 The overall operation 
of the constructed circuit was satisfactory which indicates that a complete 
solution of the proposed problem is feasible., HoweverQ the circuit con-
structed did have certain disadvantages:; these are outlined along with 




It is possible to achieve high-Q circuits at audio frequencies by 
the introduction of a rejection-type network^ such as the parallel-T, into 
the feedback loop of an amplifier., Highly selective amplifiers employing 
parallel-T rejection networks in feedback loops have been widely used at 
low frequencies in applications where high selectivity, compactness, and 
low cost are important considerations* Although the parallel-T is commonly 
employed in amplifier feedback loops to produce a bandpass response a review 
of the literature has not produced a situation where a specific RC load 
circuit was used to produce an overall response like the parallel RLC 
responses To use a parallel RLC circuit at audio frequencies would be 
difficult because of the physical problems posed by the inductance*, Not 
only are high-Q coils large and expensive, but it would be very difficult 
to vary inductance continuously in order to change the circuit Q„ Also, 
the literature survey has not produced a case where the effective Q of 
the overall circuit can be varied continuously by changing the gain-in the 
feedback loop without changing the resonant frequency, f , or the gain at 
the resonant frequency. 
The objective of the proposed research is to construct and analyze an 
active RC circuit which will produce a frequency response similar to that 
for a parallel RLC network, The proposed circuit will use a parallel-T 
network in a feedback path and the output will be taken from an RC load 
circuito A simplified block diagram representing the proposed research is 
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shown in Figure 1. The effective Q of the overall circuit can be 
varied by changing the gain in the feedback loopn As this gain in the 
feedback loop is changed the gain Ey^E. at the resonant frequency, f , 
will not vary. Also, the value of the frequency at maximum gain will not 
vary. With reference to Figure 1, a frequency response like that for a 
parallel RLC network can be obtained if the following are true: 
(a) Driving point impedance, Z,.-, for the feedback network pro-
portional to the driving point impedance, Z...., for the load circuit 
i 1 L ) 
cuit 
(b) Q _ for the feedback network equal to Q for the load cir-
(c) Resonant frequency, y T5, of the feedback network equal to 
the resonant frequency, fcU-Tj for the load circuit 
(d) Certain ratios for the circuit elements 
In particular, 
Z e o 
E Qo (TTJTJ / • 
S 4 b 
•J o 
^ ^^(.1+PK0) +% 
can be obtained where K , u 6 Q and K are constants depending on 
e o v o 
the circuitry. By varying p the effective Q of the entire circuit can 
be variedo Changing the effective Q will change the bandwidth of the 
passband according to the equation 
Bandwidth « f /Q 
o 
This effect is illustrated in Figure 20 p may be changed by varying a 
resistor value on the output of the parallel-To 
3 
E. _V E1 + Ef 
-*~® 
Figure 1. Block Diagram for Proposed Research 
t Relative 
A 
Figure 20 Overall Response for Proposed Circuito 
4 
Figure 3 is a simplified block diagram which represents the basic 
circuit used in most previous research Note that the output is taken from 
the input terminals of the parallel-T, and that no provision has been made 
for continuously varying the feedback voltageQ 
Most of the circuits encountered in the literature are designed to 
obtain one fixed Q, and to change this Q would require a partial 
redesign., Two such circuits, proposed by Ac Eo Bachmann (l), are illus-
trated in Figure 4„ Figure 4a shows a very simple circuit with all ele-
ments fixede Since this :ircuit contains only one transistor stage it 
should be free from oscillation* Howevers this and similar circuits have 
the following disadvantages? 
(a) Since the input impedance of the amplifier should not load 
the parallel-T network appreciably, the source resistance R must be 
1 a rge. 
(b) In order to get most of the signal available from the ampli-
fier into the parallel-T for high feedback^ the load resistance RT should 
not be too small„ 
Because of these two disacvantages Bachmann proposed another circuit as 
shown in Figure 4b0 This circuit uses two common-emitter stages as ampli-
fiers, and the parallel-T network is terminated by a common-collector stage0 
The load on this stage is essentially the input impedance of the first 
transistor, T,, in common base connection and is consequently very low0 
In order to increase the input impedance of the third stage, the resistance 
RP has been added to the loade Note,, however,, that both circuits take 
3 
the output from the input terminals of the parallel-T. Also, neither cir-
cuit has provisions for varying the overall Q~factor continuouslyo Figure 
5 
!L-e 
E = E + E 
3 1 : 
2*1 
L i Parallel-T 
Figure 3° Block Diagram Representing Previous Researchc 












Figure 40 Transistor Active Filters Using Parallel-T Rejection 
Networks Proposed by A0 Eo Bachmanno 
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5a illustrates a scheme proposed by R„ J0 Lamden (2)0 It is desired that 
this amplifier have a number of stages each with the same half-power fre-
quency f o The amplifier will then have an overall response flat almost 
to f , and then falling rapidlyc It is further desired to modify the 
response of the amplifier by the insertion of networks to give a gain 
reduction of 33-1/3 db per decade0 Figure 5b shows the parallel-T network 
used by Lamden with a damping resistor R- across ito By analogy with the 
tuned parallel LC circuit it seems possible to damp the parallel-T network 
by putting a resistor R. in parallel with ito figure 5c illustrates the 
overall gain in db plotted against normalized frequency,, For this figure 
2JR 
p =* p- where R and R . are shown in Figure 5b0 For this circuit, con-
Kf 
trol of the overall bandwidth is obtained by changing the value of R_0 
Note that the center frequency shifts slightly as R. and p are variedo 
Also, note that the gain at center frequency changes slightly as p is 
variedo 
The circuits presented here from articles by Bachmann and Lamden 
(1, 2) are fairly representative of the literature regarding active filter 
amplifiers using a rejection network in a feedback loop0 The circuit 
presently proposed in Figure 1 is unique in that Q may be varied con-
tinuously while center frequency, and the gain at center frequency^ remain 
constanto 
A circuit similar to the one proposed was designed and constructed 
by Dr„ B„ J0 Dasher using v/acuum tubeso The proposed research will employ 
transistors instead of vacuum tubes0 
7 






Figure 5o Transistor Active Filters Proposed by 





Parallel RLC Network 
When the parallel RLC network is driven with a constant current the 
frequency response will be bandpass0 




Figure 60 Parallel RLC Network Driven with 
Voltage Controlled Current Source0 
With reference to Figure 6 
I = g E. 
'.Ti 1 
E„ = -iz = - g E„z 
z m l 




I , . ~ L + Sc
 c s 2 + £ • + -l-
R + S L + bu yb h R C + L C 
For the parallel RLC network the resonant frequency is y 
the circuit Q is Q - R 4/C/L o Also 
Therefore 
^o J, 
QD - RC 
I I . 
c 
s2 • s f * %2 
X 0 
It will be useful to write l/C as 
and 
x Qo /C RCuQ/C R u ^ 
C TT" = ~1T~~ ' = - Q T " 
9*,R<^ rn o 
~2 o 2 
S + S r-* + w 
Q o 
Now l e t -g R = 
3m 
: = gain at u B So, e o 
K w 
e o S 
+ S = - + u 0 
wo 
JUU, 
u / 2 2. . o 
^ o ' u } + Ju 9" 
ifi. 
,Ci - P2 ) + J ^ 
w o 
Figure 7C Normalized Parallel RLC Network Response 





2*2 (iVr + c*o 
^o 
This is plotted in Figure '' for K - 1 and for several values of QQ& 
It will now be shown that the half-power bandwidth is f /Q for this 
response0 
Figure 8o Parallel RLC Network Driven with Constant Current, 
With reference to Figure 8 
or rewriting, 
I = E( | + i + SC) 
juRL 
R(I - u>LC) + jujL 
At resonance 
= -2o.'= JL 
3' yr yr 
^Ec 




„3 y= R 2 ( l -w 3 2 L C) 2 + w32L2 
Squaring both sides? 
2 ~ R2(l 
2.2 
"3_L_ 
2 , 2 2 2 
w~ LC) + u_ L 
Using R = Q u L and u " ~ z-s. s the last relation can be written as 
o o o LC 
2 2 2 2 u 3 2 
Q y - 2 Q u ' + CT ~ - u * * 0 
o o o 3 o 2 3 
y 
or 
2 Q / \ 
JL,N 9 9 9 0 
V , (1 + 2 Q ' ) + Q ^ - 0 
3 0 0 0 
Solving for y» and omitting negative frequencies, 
+ 2C^2)±Yl + 4C^2 
y3 = 9 9 
2Qrt/u 
O 0 
lalf-power bandwidth = f. » f, 2a where 
.-
w 3r, 
(1 + 2Q 2 ) t V l + 4Q ' ô  y o 
and 
i / ( l + 2Qo
2) - V l + 4Qo 
3.L 
' 
2Q % 2 
0 ' 0 
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From the above it can be shown that 
2 2 






Bandwidth = ^ (2) 
o 
With careful design and the use of magnetic ferrite coress circuits 
using inductors may produce Q' s on the order of several hundred at high 
audio frequencies^ but the increase in the bulk and cost of the coils makes 
them less suitable as frequency is reduced^ Also, suppose it is desired to 
continuously vary the circuit Q while maintaining a constant center fre-
quency and a constant gain at center frequency., This would be very diffi-
cult to achieve using the parallel RLC circuit as can be seen from Equation 
(l)o For the gain at center frequency* K - -g U9 to remain constant R 
must remain constant0 To continuously vary the circuit Qs Q = R MAT , L 
and C must be varied simultaneously while keeping y = — constanto 
0
 VLC 
This is indeed a difficult tasko 
By introducing a rejection-type network, such as the bridged-T or 
the parallel-Tj, into the feedback loop of an amplifier bandpass charac-
teristics similar to those of single tuned circuits can be obtainedo 
Proposed Circuit 
The proposed circuit will use a parallel-T rejection network in 
the feedback loop of an amplifier and will use a special load circuit to 
give an overall response like that of the parallel RLC networko 
At this point it will be sufficient to simply state the desired 
transfer impedances for both the parallel-T and load circuits,, They are 
14 
now stated exactly as they will later be derived % 
S2 + 
"21T " ± (=-
'o 
2 -G -I- G + G. 
o a b 2 wo 
\b + b Q + -0 
^o 
(3) 
where G „ G and G, are c i r c u i t e lements . Q i s the p a r a l l e l - T Q< os a b ' o 
factor^ and w is the resonant frequency at which the notch occurs0 
'21L C^TG1 + G2T 
,s + s Wl 
(4) 
where G., G~ and C„ are circuit elements, Q is the load circuit 
Q-factor^ and u is the resonant frequency0 
A subscript "T" will indicate the parallel-T^ and a subscript "L" 
will indicate the load circuito For the present the following will be 
accepted; 
LL.T = (J T - U OT OL 0 
Q T - 0 T = Q ^oT oL o 
These relations will later be made true0 
With reference to Figure 99 p is an attenuator and may be part of 
the parailel-T network (i,eQ a potentiometer that is also the load resistance 
for the parailel-T)o The loading effect will be included in the transfer 
function Z . , but the voltage ratio is specified separately as p0 
It will be necessary to have the driving point impedances^ Z..-
and Z,.j ? proportional at all frequencies? 
15 
E^€> 





Figure 90 Simplified Block Diagram of Proposed Circuit, 
Z.1T proportional to Z11L ox 
7 - Y.7 
I1T " 11L 
(5 
So 
lZllT + Z11L 
= I 11L 
<Z11L + Z11L 
= K ^ ) 
and similarly, 
^ • * (i£i> 
Let IT " Ik (ice = K7T}* S° 
K = 
1 -k 
iL - K~j) = Ki-k) 
1 " -9mE3 
E3 = E + Ef . El + IT Z21T P = Ej + IkZ2iT p 
- Ei 3m "3k Z2.r P 
Solving for E „ 
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E . -3 1 + gmk p Z21T 
(6) 
E2 = I LZ 2 1 L = I(1- k) Z2iL " ^ E 3 ( l " k ) Z21L 
low substitute E as given in Equation (6) 
E„ = 
E.(l - k) z 
'm l 21L 
1 + gm k p Z 2 1 T 
•n 
f? "9m
(l - R) Z21L 
E 1 + g k p 2 2 1 T 
Using Equations (3) and (4) for Z2ix




q k 8 
G + G + G, 
o a 
= KQB (7) 
It should be noted that K̂ B equals the open loop gain of the 
feedback loop as u -*• °°0 
2 2 
When S - -u0 9 
- - - •- g (i 
E *nr 
k) -
^ ^ ^ ^ : «c 
%{l~V C 2(G 1 +G 2)(^ = K 
lere K is the constant gain at resonance,, Thus it can be writtei 
e 
that 
_p s / ( s2 + s ^ + 2 j 
_ O 0 
I + 8 K (S2 + u 2) f (S2 + S ~-r o o Q 
o 
y 
/hich reduces to 
K u„ 
e o 
Q 0 ( l + P K„) % 2 
(8) 
This response is equivalent to that of the parallel RLC circuito (Compare 
Equation (l) for the parallel RLC circuit with Equation (8) for the proposed 
18 
circuit)o The gain at resonance is Independent of BK , but the effective 
Q is proportional to (1 + pK ) e That is^ 
) 
Effective Q = Q (1 + BK ) 
o r o 
By varying 6 the bandwidth of the response is varied,, but the gain at 
resonance is fixed at K e That i s , 
e s 
f 
Bandwidth of response - — >. ..-7 
b^ P o^ 
Here9 Equation (2)p which was derived for the parallel RLC circuity has 
been usedo This isp of courses permissible because of the equivalence 
between -,re two responses^. If the load circuit is omitted and the output 
E 2 
taken at the input to the parallel-"! the numerator of =- will be a 
El 
quadratiCo For high Q° s the response near resonance will not be very 
different^ but for low QJ s the difference is substantial.. 
Parallel-T Feedback Network 
The transfer and driving point impedances for the parallel-T will 
now be derivedo The transfer impedance will be considered firsts and it will 
be derived to correspond with Equation (3)0 
Figure 10 illustrates the parallel-T as it is to be used in the fol-
lowing analysiso Note the admittance G on the input and output of the 
parallel-T in Figure 10ao G on the output will be the B network (ice0 
a potentiometer) in Figure 9o G is also placed on the input terminals to 
preserve symmetry0 This symmetry is presented clearly in Figure 10bo Now 
consider a half section of the symmetrical networko Figure 10c shows this 
hal£ section with its output terminals openp and Figure lOd shows its output 
19 
~\h » a 







(c ) (d) 
Figure 10o P a r a l l e l - ! Feedback Networks 
20 
terminals shorted together By Bartlett's bisection theorem the following 
is trues 
Z A^ in Figure 10c - Z 1 1 T + z01 
'oc 3 11T 21 
Z in Figure lOd - Z,.-,_ - Z01_ sc 11T 211 
where Z~, - transfer impedance for parallel-T and 
Z,, = driving point impedance for parallel-To 
From this it follows that 
Z ,... - | (Z + Z ) 11T 2 oc sc 
Z21T " 2 ^Zoc " Zscj 
From inspection of Figure 10c it can be written that 
Zoc ~ G.SC." '" G SC '9' 
b b a a Uo ' Gu + SC G + SC b b a a 
and from Figure lOd 
Now Z2U= | (Z o c •• Z s c ! 
1 / 1 1 
2 G, SQ G SC G + G, + SC 
r + _b b . _ a a_ o b a 
o G, + SC, G + SC b b a a 
(10) 
which can be r e w r i t t e n as 
21 
where 
. / S 3 ( C 2 C ) + S2(GW C
2 ) ¥ S(G,2C ) + G 
7 I f a D v b a / ' b a7 a ^ i ,,,>> 
S3( v ) + S2( n ) + S( n ) + ( Y ) 
v = G C 2 C. + G. C 2 C. + G C 2 C. 
o a b b a h a a b 
f) = 2G G. C C, + 2G GL C C, f 2G G C C. + G 2 C Cu + G
 2 C C, + o b a b a b a b a o a b o a b o a b 
2 , 2 
G G, C + G G,C 
o b a a b a 
H = G 2 G.C + G 2 G C, + G 2 G C + G 2 G Cu + G
 2 G C + 2G G G, C.+ 
o b a o a D b o a b a b b a a o a b b 
+ 2G G GKC o a b a 
2 2 
Y » G G G + G G Gu 1 o a b o a b 
It should be recalled that the desired form for Z-ovr ^s 
2 2 
S + U Q 
5 + S g- + wd 
^o 
2 2 
Firsts put the numerator of Equation (11) in form of (S + u ) 
Numerator * S3(C 2C, ) + S 2 ( O C 2 ) + S ( G 2 C ) + G G, 2 
a b * b a b a a b 
= c 2c, [s3 + s2 ( a / a ) + S(G 2 /c c, ) + G G 2 / C 2 C , ] 
a bL v b b b ' a b a b ' a b J 
= c a [s +• s a + Stj + ay ] a \y- o o 
= C a 2 c b [ ( s 2 + % 2 ) t S + a ) ] 
2 9 2 2 2 
where a = G,/C, y u - G. /C C, s and aw« = G G'/C C, 0 
b b^ o b a b - o a b ' a b 
22 
2 
\3* \ / \3* \ G G, b \ b \ a b , . . 
rnis requires I — ) lp~p~ J - ~"5—™ which reduces to 
\ b / \ a b / C* C* 
G. G 
_b _a_ 
C, " C 
b a 
Now rewriting Equation (9) 
Zoc " 5US G S 
Q + — b a 
o G, G 
b a 
and using Equation (12) 
Z 
oc G,_S G S 
G • 
° ^ + S ^ + S 
which reduces to 
G. + SC. b 
oc G. SC. + G S C + G SC. + G Gu D b a b o b o b 
Again use Z 9 1 T = r (Z - Z ) 
- - 2 O^ SC 
G^ + SC.U 
7 _ i. I b b 





Z21T * 2 -G + G + GU
J 




C C K 
(G G. ) (G + ~ " G 7 T o b o 
• + s t e ) + •(c-crTTG™"TT"T~G; 
a b o a 1 
where 0 = 
2G G.C + G G C. + G 2 Cu + G
 2 Cu + G G_G + G G,C 0 k J o__a_b o b b b a b b o b a 
(C C, )(G +G + G J 
a b o a b 
Z„. i s now seen t o have the b a s i c form 
2 2 
S + u 
o__ 
S2 + S £fi f u-
 2 
Qo ° 
To obtain 2^.- in exactly this form the following relationships must hold 
_ (G G, )(G + G, ) 
n r> 2 r 2 ° J? 0 b 
c a c b w o = Gb * 7 G ~ + ~ G ~ + ~ G 7 T 





o b b o a b o b b a b b o b a 
C~C~(G + G + G, ) a bv o a h 
(15) 
Solving Equation (14) for G and requiring that G, always be positive 
-G + \/G 2 + 4G : 
a V a o (16) 
Using Equation (15) and u - G, . / A / C C , 
A/C C_ (G, )(G + G + G, ) 
V a b b o a b ______ 
2G G.C. + G G C, + G 2 C. + G 2 C_ + G G.C, + G G, C o b b o a b o b b b o b b o b a 
(17) 
24 
It w: 11 be useful to have all circuit elements in the parailel-T given in 
terms of one circuit element such as G 0 First, consider Equation (16) 
where 
-G + 4/G2 +4G 2 
Gb = — 2~—~~ <16) 
If G is given as a function of G Equation (16) can be solved for G, 
3 D u 
as a function of G 0 This can be accomplished by letting G = nG, where 





: "Gfa = .' ° (19) 
Alsoj from Equation (12) it can be seen that C - nC, o Using this rela-
tionship and "u - 0*JAJC C. it can be written that 
C b - t r ° (20) 
Vn(n + 1) u 0 
and 
nG 
C = nC '- °. (21 b yn(n-l) 150 
Substituting Equations (18),(19),(20) and (21) into Equation (17) for Q 
it can be written that 
25 
Q . ^JJl 
% 2(nTl) (22) 
The choice of an actual value for n must be given special considera-
tion and this will be discussed later„ The transfer impedance can now 
be rewritten as 
Z21T 
Q2 J 2 S + w 
o 
2G (1 +1/n + 1) 
+ S Q- + u0 , 
0 
Dividing numerator and denominator by y and letting p « w/wQ ther< 
results 
'21T 
1 - P 
2G(o(l + ^ + 1 )V(1 - p




(i +Y"+ x J 1 4- 4(B±1)/ 
(24) 
Equation (24) is plotted in Figure 11 for' several values of nc 
Alsos it will be important to consider the phase shift produced by 
the parallel-T feedback network,; This phase shift will be represented by 
<p where 
Z21T ; ,Z21T 
From Equations (22) and (23) it can be written that 
2Go'Z21T 
P = u/u, 
Figure 11o Parallel-T Transfer Impedance, W 
O 




q> in Equation (25) is plotted in Figure 12 for several values of 
Now consider the driving point impedance Z-.jlT f°
r the para 
Recall that 
Z. . . = ™ (Z + Z 
i n 2 oc &c 
Using Equations (10) and (13) 
G, + SC, 
b b 
'11T 2 \ G^SC. + G S C , + G SC, + 6 G, G + G u + G b b a b o b o b o b a 
With some manipulation there results 
Z 
111 
2 G + G + G, ; 
o a b 
(G )(G + 2G ) 
S2 + S( 6 ) + b ^ c 
a b 
(C6J (G + G J 
+ D (A) + jrciw^r^^TGj 
a b o a b 
where 6 
2G Cu + 2G, C. + G- C + G Cu o b_ b b b_a a b 
C C, a b 
A 
2G G.C. t G G C + G 2 C + G,2 C. + G G, C, + G G, C o b b o a b o b b b a b b o b a 
(C CjTcTV G + G, ) a b o a b 
and using Equations (18 ) , (19) s (20) , and (21) 
) Phase sh i f t qj 
} • > ' 
75° 
60° ST ' 
45° 1 
1— , 
30° — — i — - -
15° -n ^S^2J 
-
Oo-
15° kN^€ 1 | 
30° ^ Ŝ̂ sL i i 1 1 
45° 
60° 




v . \ 
90° 1 i J 
I 
1 
10 10 id = y/«, p - y/y 
2 
10 
Figure 12o Phase Shift Associated with Transfer 
Impedance for Parallel=T° 
29 
'I IT 2G (1 +>l£TT ) 
o 1 
, % ( 4/h+l + n + l ) \ "I 
S^+S . . - °_L _ ) + -2 (1+2 VST) 
/ n • • ' 
/  u. Yn+1
;. 
q2 + q Zo 2 





The transfer and driving point impedances for the load circuit will 
now be derivedo The transfer impedance will be considered first and it wiL 
be derived to correspond with Equation (4)0 
•i ,,ci G2 -VWAr-
C2 = 
Figure 13^ Load Circuit, 
With reference to Figure 13 
Z21L = V 1! 
V - I l 




 SC1 + S , 1__ 
Gl G2SC1 SC2 + G3 
h 
Z2.. 
Gl V S C2 + G3. 
J- + SC1 + G2 1 




„a, y¥3ci^^¥fflci\, W3 
f SI • (C1C2)(G1+G2) ]
+ C, CJG~TGJ 1 2V 1 2' 
Recall that the desired form for Z . here is 
9 Wo O 
S2 + £ g2 + 2 
Hence it can be written that 
and 
«_0 G2G3C1 + G1G2C2 + G1G3C1 + G1G2C2 
Qo - C l C 2 (Gx + G2) 
W_ = 
G1G2G3 
o " /C1C2(G1 i G2) 
Also 
% = 
^ C , C n ( G , - G ) ¥ U 1 U 2 U 3 U 1°2^1 
G2G3C1 + G1G2C2 + G1G3C1 + G1G2C1 
Thus 
31 
m - C2(G. + G2J \ 
\ S ^ 5 Q- + "o 
o 
Now consider the driving point impedance for the load circuit. 
With reference to Figure 13 
V 
Z11L ! : I 
'11L G i + T—r 
+ G 2 SC1 G3 + SC2 
which reduces to 
11L G l « 2 
/ G C + G C 2 + G C ^ 




q 2 + /
G i G 3 C l + G l G 2 C 2 + G l G 2 C l + G 2 G 3 C l G1G263 
C1C2(G1 + G2: 
(27) 
Parallel Comb inatign_oj__ Load and Feedback Circuits 
It will be useful to know the impedance magnitude of the load in 
parallel with the parallel -T feedback networks This impedance will be seen 
by the last amplifying stage and will give the slope of the major axis of 
the elliptical dynamic path for this stage as illustrated in Figure I40 
The driving point impedance for the parallel-T network can be 
rewritten from Equation (26) as 
111 2G (i +Vn+I) 
;o
2U + 2'yn-K) -u2] + fetwj 2( Vn+1 + n + 1) 
Vn™ 
( 2 2, , ( ,1/n + l (w0 - « ) + jufcU 2 f/-— 
32 














Figure 140 Dynamic Operating Path Determined by Load 
in Parallel with Feedback Networks 
divide numerator and denominator by w ana .et L - ^A, so that 
o ' o 
11T 
f/i r,At~TT\ 2 1 A /^2( Vn+1 + n + l j \ 
2GO(I + yn+i) 
and 
Z11T 
x 1 / ( ( l + 2 4/n+l) - p
2) + ^ - C't/nTT +n + : j 2 
2G ,i 
iecalling that Z**- - KZ. . it can be shown that 
• I ziitl 
'ZIIT"ZIIL' : (K + i) 
and it can be written that 
2 ( K + 1 ) G 0 | Z 1 1 T | | Z U L | - ~ 
(1 +A/n+i) 
>2Vn+D ^ p 2 ) + ^ - ( V ^ i + n + l ) 2 
(i - P 2 ,2 2 ,n+l 
(2fc 
Equation (28) is plotted in Figure 15 for several values of n0 
Load Circuit Elements as a Function of K and G 
Ail circuit elements in the parallel-X network have been given in 
terms of G 0 It will prove useful to now give a... 'load circuit elements 
as a function of K and 3 0 
o 
Recall Equation (5) whicn. is restated here as Z, ,_ = KZ, * T o 
Using Z-,- from Equation (26) and ? . from Equation (27) it can be 
written that 
2G (1 +JVn+l) 
s2 + s ^ ( I P ^ n t l A ^ 2 
\ Yn / 
5 + S -
^0 
Iti 
G 1 + G 2 





-2 , « H V i ^ i W W i « W i Y GiG2G3 
0 V C ? ? G ; + G2> M s ^ v ^ 
(29; 
From Equation (29) the following is evident 
< 
G l ' G2 2G (1 +i\/iST) 
j 
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Figure 15Q Impedance Magnitude for Load in Parallel 
with Parallel-To CO 
•fe. 
Jo 
i C + G9C2 + GgCj 2u0( V"+l f n + 1) 
:• 
V2 w 
G2G3 2 r — 
« - • u / ( l + 2 4/n+l) c,a 
G1G3C1 + W 2 * G1G2G1 + G2G3C i % 
C 1 C 2 ^ 1 + G2'>
 Qo 
G1G2°3 
C 1 C 2 ( G 1 + G2> 
Solving for G,, G„, G 9 C1 and C i t can be w r i t t e n ^hat 
G, - 2KG 
0 
/ 1 + Vn+1 
1 + 2 
(30) 
2G V5S (31) 
C, = .2 \ /Uti. / 1
 + Vn+1 \ / , 1 + 
1 w o V n 1 l + 2 Vn+1 1 + 2 Vn+1 
(32) 
n C l G 2 2 
2 C l G 2 w oV^ (¥"+* + n + 1) - n C ^ u ^ d + 2 - r/o, 
(33) 
G 3 ^ 
C lG2uo ( 1 + 2 Vn+1^ (34) 
It is obvious that once K3 G s and n are decided upon all five circui 
elements in the load circuit can be determined from Equations (30)s (31)s 
(32)v (33), and (34). 
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Detexmipation_of Optimum n and Circuit Elements 
The choice of the parameter n will have a profound effect on the 
overall circuit operation. Therefore:, a procedure for determining the 
best n will now be presented, 
From Equation (8)y where the overall circuit Q-factor was given as 
Q = Q0d + PK0) , 
it cam be seen that the K Q product should be maximized for best results, 
o o r 
Recall from Equation (7) 
9 * f i 
am / i 
o ~ 2 I G + G + G 
\ o a 
or after substituting Equations (18) and (19) 
g k 
3m 
2G (1 + :'ITH-I) 
o 9 
Using Q from Equation (22), the K Q product is 
K Q 
g k l¥n m * g A/n" 
o o 4G ( Vn+1 + n + 1) 4(K+1)G (Vn+I + n + l" o ' o 




fa+1 + n + 1 
(35) 
Figure 16a is a plot of l/K+1 and Figure 16b is a plot of 
(a) 
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o 1 
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-j| %W-
Figure 17c Last Transistor Stage Coupled with 
Load and Feedback Circuits* 
rn+l + n + 1 
n must be greater than zero because of tne way in which it was definedo 
Although the curve in Figure 16b indicates that n « i,o2 might best 
maximize K Q » other criteria must also be considered in determining n; 
o o? 3 
(a) l/G must be at least ten times smaller than the impedance 
loading the parallel -T's output,, 
(b) The doCr, load res an.e on ;fans:stor stage must be 
This requirement . greater than or equal to l/G +G •> ';ce. R. > , 
o 1 
must be met so that Rr |lRv in Figure L7a can be made equal to l/G +G, a 
L A 0 1 
Now a voltage controlled current, source, Figure 17b3 will feed the parallel 
combination of the load circuit and the parallel-I as in the theoretical 
analysis pertaining to Figure 9o 
(c) |z, , T||Z 1 1 T| must present a satisfactory a0c0 load to the last 
amp*ifyl 19 stagec 
(I) Tne dynamic operating path must lie within the maximum 






Figure 180 Allowed Operating Region on Transistor Characteristics, 
4,0 
(2) It will oe desireo, for noise considerations^ that a 
large voltage swing be possible on the output of the last stage0 
However^ this voltage swing should not be so large that signal. 
distortion occurs, 
(3) rhe a>c> ôad should not be so large that tne Las 
stage ceases to operate as a constant current feeding a ioad0 
Whether the suc0 load presented to the output, of a stage :1s satisfactory 
can5 of course, only be determined after the transistors are chosen 
Tne procedure for determining n will be to maximize K Q in 
3 o o 
Equation (35) by considering each of the three terms in the product,, 
However,, the requirements listed above must be met in the process of 
maximizing K Q 0 n can be decided upon by the following procedure; 
(a) Cnoose K to be some small value0 Refer to Figure 16a 
and try to make l/K+1 large because of its effect on Equation (35)0 
(b) Decide how large the impedance can be into which the parallel-T 
operates*, This impedance should be made as large as possiblê , but will 
have certain physical limitations which will be discussed in Chapter IIIo 
(c) Cnoose l/G as large as possible but at least ten times 
less than the impedance loading the parallel-!'" s output3 i/G should 
be made as large as possible because of its effect on Equation (35)o Also$ 
it will simpiify matters to cnoose l/G to be a commercially available 
potentiometer^ 
(d) Choose ns preferably between lc0 and 2o5* and refer to 
Figure 15 to determine |Z. ,-j-llz. ,. ( * Also,, using Equation (30) 9 it can 
be written that 
41 
I 1 RT on l a s t s tage > - , - = — — — — — —-— 
- G o + '̂  G f1 + 2 K / j^EL^ 
0 V h + 2 VS+T y 
(e) Check to see that all requirements previously discussed are 
met for the particular transistors to be usedL "f not,, either change 
the choice of parameters or the choice of transistorSo 
f) All circuit elements in the parailel=T can be calculated 
from Equations (18)9 (19), (20) , and (21) : All circuit elements In the 






Transistor amplifiers will provide the voltage gain necessary for 
operation of the proposed circuit0 The number of stages required will 
depend on the maximum overall Q = Q desired3) the type amplifier 
used,, and other factorSo The proposed circuit will be designed for a 
center frequency f = 1 kc/s and Q °* 500., 
o ma x 
The general requirement for stability in a feedback amplifier is that 
the closed loop voltage gain reaches 0 db before the phase shift around the 
loop reaches 180°, If this requirement is met^the feedback is known as 
negative or degenerative feedbacko This stability requirement must be 
given special consideration in the design of tne amplifier section of the 
proposed circuito 
It will now be beneficial to review the basic rules relating the 
logarithmic amplitude and phase characteristics for the amplifiers to be 
used. For the present it will be quite satisfactory to consider only the 
asymptotes of the characteristics. Figure 19a is the asymptotic frequency 
response for a single stage amplifier which has a nigh and low cutoff fre-
quency of y and u respectively,, The term "cutoff" refers to the 
points where the actual characteristic is 3 db down from tne mid-band gain,, 
At the cutoff frequencies the voltage gain in decibels begins to drop off 
at the rate of 20 db per decade of frequency or 6 db per octave of fre-


























W, 10 y, 
Figure 19e Asymptotic Frequency Response for 
Single Stage Amplifier 
4 4 
by straight lines,, The phase shift is +90° leading at one decade below 
the cutoff frequency at the Low-frequency end and -90° lagging at one 
decade above the cutoff frequency at the nigh=-frequency end. At both 
extremes the phase shift changes at a rate of 45° per decade of fre-
quency., 
It will now be assumed that three amplifier stages will be needed 
to provide sufficient gain and phase reversals in the proposed circuito 
This will be found true later if the first stage is a summing amplifier 
as opposed to a difference amplifier. If only one amplifying stage were 
to be used the stability problem would be almost nonexistent because the 
phase shift from the amplifier would never exceed ±90°, Howevert there 
would be additional phase shift from the parallel-T network and from 
parasitic effects^ but even with these the overall phase shift could 
easily be kept under 180° until the closed loop gain had reached 0 dbQ If 
two amplifier stages were to be used the amplifier phase shift would approach 
180° as a limit at very low and very high frequencies,, However, if both 
stages were common-emitter another phase reversal would be needed,, With 
three amplifying stages the stability problem becomes difficult., It will 
be instructive to consider the worst possible design where the ee stages 
are identical. In particular, consider the case where all three cut off at 
10 kc/s and where the overall voltage gain is 6?250 or 77Q8 db„ (This volt-
age gain will later be shown to correspond to Q , *• 500 for n - 19 
K = ,53 and l/G - 5KQ,) Figure 20 snows the overall gain and phase 
shift for the high-frequency cutoff., (it will be assumed that the low-
frequency region can be made to meet stability requirements with little 
difficulty*) From Figure 20 it can be seen that approximately 55 db of 
Gain (db) 
Figure 20.« Frequency Response for Three d i cal Stages 
Cutting Off at 10 ŝ /so 
46 
voltage gain remains when the phase shift reaches 180°o If the proposed cir-
cuit were constructed using these three identical stages it would be certain 
to oscillate long before (3 was able to reach unity unless some very special 
phase correction techniques were employed,, Recall that p = 1 corresponds 
to the overall Q°=factor - Q , The procedure generally recommended for 
max r v J 
constructing a stable three stage feedback amplifier is to make the band-
width of two of the stages much greater than that of the third stage„ Under 
these conditions the overall cutoff characteristic is governed primarily by 
the narrowband stage, for which the phase shift is always less than 90°o In 
this line of thought let xhe narrowband stage cut off at 10 kc/s and let 
both wideband stages cut off at 20 mc/s0 This is illustrated in Figure 21, 
From Figure 21 it can be seen that even for this case about 10 db of gain 
remains when the phase shift reaches 180° for a mid-band gain of 7708 db0 
Also, to construct a two stage wideband (or video) amplifier cutting off at 
20 mc/s and meeting other circuit criteria would be difficult** It should now 
be apparent that the design of a stable three stage feedback amplifier for 
use in the proposed circuit will require special consideration,, 
It will suffice to initially think in terms of the unloaded ampli-
fier section and to design it so that its voltage gain reaches 0 db before 
the phase shift reaches ':v80°o However, it should be kept in mind that once 
the amplifier is loaded and the feedback loop is closed through the parallel-T 
network other phase shifts will be introduced. The additional phase shifts 
and methods to reduce them will be discussed later0 
It is desired that the amplifier1' s frequency response be centered 
about f = f and that the response be flat in the vicinity of f - 1 kc/s, 
o o 
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Figure 21 c Frequency Response for One Stage Cutting Off at 
10 kc/s and Two Stages at 20 mc/s= 
4 
after Q - f(n) is decided upon. Recall that the overall Q - Q (1+pK ) 
:d fol 6 - 0 it can be written that Q •- Q , The overall bandwidth v o 
involved here is given by 
B.W. 
f f 
_o _ _o 
"'J" Q-
Note that J3 - 0$ or Q - Q , corresponds to the largest bandwidth0 It 
would be best if the amplifier1' s response were almost flat over the fre-
quency region where the theoretical response;, from Equa~;,on (8) ? has any 
appreciable value for p - 0. Figure 22 illustrates an amplifier" s response 
relative to the theoretical response for [3 - 0o The relative bandwidths 
shown here should be satisfactory for most any situation since the ampli-
fier'1 s response is flat over the region where the desired overall response 
has any appreciable value. However,, the bandwidth of the amplifier rela-
tive to the bandwidth of the equation' s response for Q = Q can be large 







Response for p=0 
and Q = Q 
Figure 22, Amplifier Response Relative to 
Desired Overall Response,, 
49 
if the circuit was going to be used onl/ for Q* s » Q it would not 
matter much that the ovei andwldth for Q r- Q was lessened by a 
o ? 
narrowband amplifierc 
Transistor amplifiers are frequency dependent because the parasitic 
capacitances associated with the transistor and the circuit wiring 
become important at high frequencies and because bypass and coupling 
capacitors do not act as short circuit? at low frequencies0 However, the 
high frequency cutoff can also be controlled by coupling and bypass capaci-
tors because they will have a profound effect on tne value of mid-band gain 
achieved and there will exist a i t Dnship between the mid-band gain and 
the bandwidth such that their product will be constant«, The result is 
that it will be possible to construct a high-gain and narrow-bandwidth 
amplifier or a low-gain and wide-bandwidth amplifier,. Figure 23a could be 
a high-gain transistor amplifies with a narrow-bandwidth and Figure 23b s 
in is Figure 23a with the emitter bypass capacitor removed, a low-gain 
wide-bandwidth amplifier* I'ne gain-bandwidth product for both amplifiers 
• +E 
(a) (b) 
Figure 230 A Low-Gain and a High-Gain Amplifier 
with Same Gain-Bandwidth Producto 
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would be the same. Principles such as these will be valuable in designing 
a stable three stage feedback amplifier, 
A passible method tot- achieving a stable three stage amplifier 
resoonse with sufficient gain for Q ~ ! DO to use two narrowband 
max 
stages and one wideband stage,, Consider letting trie narrowband stages 
cut off at about 3 kc/s and tne wideband stage at about. 1 mc/s„ Here^ the 
overall response will be governed primarily by the two narrowband stages 
and the phase shift will reach 18 0J before the no-load gain reaches 0 db as 
seen in Figure 240 However, since the phase shift does not go much beyond 
180° until the gain has reached 0 db it appears that only a slight phase 
correction can prevent oscillation once the loop is closedo A^so^ the 
narrowband responses can be made to produce an overall response centered 
at f • 1 kc/so Preliminary experimentation has shown that the construc-
tion of two stages cutting off at about 3 kc/s and one stage cutting off at 
about 1 mc/s with the overall response centered near 1 kc/s can be achieved 
with little difficulty* This general method was the one eventually used0 
Input Amplifier and Noise Considerations 
The input transistor stage must combine the input voltage with the 
feedback voltage either by addition or subtr* i$ provide a high impe-
dance on the output of the parallel=T network9 and it must produce a rela= 
tively high signal-to-noise ratio at its output so that the noise in the 
final output of the proposed circuit will not be excessive0 The signal to 
noise ratio for the unloaded amplifier is almost the same as the ratio at 
the output of the first stage0 After the signal and noise leave the first 
stage they will be amplified by almost the same amounto However <, once the 
load and parallel-T circuits are coupled to the amplifier the noise at the 
• ' 
Gain 
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Figure 2 4 0 Frequency Response for Two Stages Cutting Off 
at 3 kc/s and One at .1 rnc/s0 
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Output of the load circ even for £> •  0$ will be less apparent than 
it had been at the output of the 'unloaded amplifier This can be attri-
buted to the fact that the ioao : lit has a bandpass response that serves 
to filter out high ana low frequency fouriei noise components,. As p is 
maae greater than zero the negative feedback will eliminate the noise in 
tne output rather quickly^ '/herefore,, the problem is to minimize the load 
output noise for p = 0. 
There are several ways to increase the signal-to-noise ratio at the 
output of the first stage as follows a 
(a) Use local feedback in the first stage0 rhis could be current 
feedback or voltage feedback„ 
(b) Use local feedback in the second or third stages although it 
will not have as profound an effect as if used in the first stage0 
(c) Allow the first stage to have a large voltage gain0 
(d) Make the dynamic operating path on the final stage cover a 
wide voltage range,:, This allows the input voltage to the first stage to 
be largera 
The method chosen to increase the signal=to-noise ratio in the first 
stage w.'.I .... ve a definite effect on the frequency response of tnat stagec 
Therefore,, in designing tne first stage the response desired for the 
overall amplifier must be kept in mind.. 
For the input transistor stage a summing amplifier is chosen rather 
than a difference amplifier because the impedance requirement is easier to 
satisfy with the summing amplifier,-, Figure 25a shows a possible amplifier 
for the first stage0 It will be instructive to construct a hybrid model 
for this circuit and derive an equation for e to show that summing does 
-• +E 
— A/WWyv— 
R • • 
-AftVWV : 
hi 
€5^ • ; ! 





Rx - R II14 
(b) 
Figure 25. Possible Circuit for Summing Amplifier., 
indeed occur0 Figure 25>o is \; e nybria model to be used in the analysis 
Primes are added to tne hybrid parameters to indicate that they are for 
the transistor compound connexion in Figure 25a, From inspection of 
Figure 25b it can be written the 
E - v E - V 
R R R,, r. 
X ie" 
hlh . v(JL + _L- + 2 j 
* ie 
. c 




Now E - - "*y ' vR„ or 
o h. 9 L ie1 
E , .
 (E1 + Ef)hfe-BL 
o _ / 1 1 . 2 . 
h.. ,R(r- + r — + =r) ie-
 VRY h„ .
 : R 
A ie-
This stage will be made to nave a high-gam and narrow-bandwidtho 
Second and Third Stages 
The transistor circuit configuration (ioeo common-base^ common-
emitter or common-collector) used in each of the three stages will be 
chosen to satisfy the requirements of the overall circuito Table 1 will 
prove quite useful in choosing the circuit configurations* 
First, since the input stage is a summing amplifier an odd number 
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of phase reversals must ce provided for stabilitya Therefore? either one 
or three phase reversals can te jsed and a glance at Table 1 will indicate 
that several possibilities exist,- Recall that Figure 25a shows a possible 
input stage o This stage uses trie common-emitter common-emitter compound 
connection and will have a high input impedance and a fairly high gain* 
;e this first stage uses a high gain to increase its signal-to-noise 
ratio it will be desired to preserve this gain once the first stage is 
coupled to the second stage, This will^ of course,, require a high input 
impedance for the second stage and possibly some iocal feedback in the 
second stage, Figure 26a shows a ;ircuit with a high input impedance and 
local current feedback that could be used as the second stage° Also9 since 
the first stage will nave a relal y small bandwidth the second stage 
can easily be made to have a bandwidth on the order of 1 mc/s to qualify 
as the sole wideband stage. This will require sacrificing gain in the 
second stage but sufficient gain can be provided by the first and third 
stages,, Note that both the i Li and second stage produce a phase reversal 
requiring a phase reversal from the third stage also0 In addition^ the 
third stage must have a fairly high voltage gain and a bandwidth on the 
order of several kilocycles per second to qualify as the other narrowband 
stageo Figure 26D snows a possible circuit for the third stageo While the 
compound connection may not be essential for the third stage it does pro-
duce a high input impedance to this stage which isolates it and this allows 
ail three stages to be analyzed independently,, 
It will now be Inst.. . ive to consider why a three stage amplifier 
was cnosen instead of only one or two stagesQ It will be shown that a gain 
of approximately 6000 will oe required for Q ~ 500 and experience has 
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Table i0 Transistor Circuit Configurations 
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- 350 K Q 
shown this to be too much gain to expect one stage to deliver0 If two 
stages were to be used both would have to produce a fairly high gain and 
only one of the two could produce a phase reversalo Inspection of Table 1 
shows that one stage would have to be common-emitter and one common-base0 
However,, the low input impedance of a common-base stage would present dif-
ficultly So Therefore,,, a three stage amplifier was cnoseno 
Common-Emitter Common Emitter Compound Connection 
Since a single transistor in a common-emitter configuration has an 
inherently low input impedance it will be useful to consider a compound con-
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Figure 270 C.EeCeE„ Compound Connection with 
Bypassed Emitter Resistor0 
connection to be consideredo Figure 27b is a hybrid model for a single 
transistor where the typically large collector-to-emitter resistance has 
been ignored* Figure 27c snows two hybrid models in the compound connec-
tion and with reference to Figure 2?c it can be written that 
t 2 = ix + h f ei x • ix(hfe + 1 
ith. + inh. - i.h.- + i.(h~ + l)h. i le 2 le 1 ie 1 fe i> 
and since I, = i, 
1 1 
1 - Mhf. + 2 ) hi, V, -
or 
hIe° " ij s <hfa + 2) V <36> 
A*so, consider h , for the two transistors in compoundo Referring 
again to Figure 27~ _T jan be written that 
I 
K - -2 
te [x 
where IQ - hfei1 + hfei2 - hfe(i1 + i2) and 
i2 " M h f e + l) 
so 
I - i,h, (h~ + 2 
o i fe fe 
and since I. - i 
hfe, -j^-hfa(hf. - 2) (37) 
Now consider the CU E.C..E, compound connection with an unbypassed 
emitter resistor,. For this case it can be written from Figure 28b that 
h -
V l 
n. n ~ ~ ie' I. 
where ^ - i^ + i^ + ^(hfe + 1) RE and 
l2 " Vhf, + 
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[a) 
Figure 28 ̂  Ci;E.X,E:. Compound Connection with 
Unbypassed Emitter Resistor(J 
so 
V, - i h. + i,(h, + l).h. + i,(h. +1) Rn 
1 i ie 1 fe ' ie 1 fe E 
V. - i. [h« (p + 2) + (p + ::.) Rc] 
and since 1 ^ = 1 
v 
h, ., = —• = h„ (h, + 2) + R_(hr + 2) 
i eJ I i e f e E f e 
9 
(38) 
h- ,, willv of course., still be given by Equation (37) t e 
Selection^ of _Transistors 
The transistors most appropriate for the proposed problem can 
best be determined by first considering the requirements on themQ The 
main requirements are listed as follows; 
(a) A high cutoff frequency is desired so that a wideband ampli-
fier can be constructedo This is to enable achievement of the stability 
requirements^ 
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(b) A large p is desired so that high voltage gain and high 
input impedance can, be obtained,, 
(c) A moderate-to-low noise figure is desiredo This is especially 
important for the first amplifying stagec 
(d) Stability with temperature changes is desired so that the 
overall circuit can be operated in a wide range of ambient temperatures0 
Condition (d) immediately suggests the sole use of silicon transis-
tors as opposed to germanium I"his is because the leakage current in 
silicon units is less sensitive to changes in temperature than the leakage 
current in germanium units» Conditions (a) and (b) can be met by use of 
small signa'i mesa transistors., . alpha cutoff cutoff frequency (ioe0 
cutoff frequency for the transistor in common-base configuration) for a 
typical mesa transisto 
f . = 2^0 mc/s 
ab 
ror the common-emitter configuration the beta cutoff frequency is 
t ; k> . 2§2_^zs . 2=5 mc/s 
,00 
re 
Here;- the hybrid current amplification for the common-emitter configura-
tion, hr D has been taken as 100o This is a typical value for hr 
re- }t^ fe 
for a mesa transistor. In lieu of using a special low noise transistor 
the mesa transistor will be assoimed satisfactory for condition (c)0 A 
typical unit would have a moderate noise figureo 
Although small signal transistors will be appropriate for the first 
two amplifier stages a medium power transistor may best meet the requirements 
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for the third stage,, Recall that it is desired to have a large voltage 
swing on the dynamic operating patn in the third stage0 This is best 
achieved by using a medium power transistor since a larger voltage swing 
can be obtained without distortion than with a small signal device0 
The Texas Instruments 2N736 n-p-n double-diffused silicon mesa 
transistor appears to be a satisfactory small signal device while the 
Texas Instruments 2N342 n-p- n grown junction silicon transistor appears 
to be an acceptable medium power unit* For the 2N736s 
Typical h - 1000 Q 
ie 
Typical h - 100 
From Equation (36)9 n, D for the compound connection is approximately 
100 KQ even for a bypassed emitter resistor^ Obviously^ once the emitter 
resistor is omitted in tne compound connection even higher input impedances 
can be achieved as seen by Equation (38), Now for the 2N342s 
Typical h„ ~ 1000 Q 
1 • ie 
"'ypica' n, ™ 35 •M f e 
Caiculation^of Parallel-!' and Load Circuit Elements 
Actual values for the elements in the load and parallel-T circuits 
will now be calculated using the procedure outlined in the latter part 
of Chapter Us 
(a) Choose K = 053 
(b) With reference to Figure 25a the parallel-T's output will be 
working into the impedance shown as Z, in Figure 29o Using h„ ~ 1000Q 
and h£ - 100 for the 2N736 in Equation (36), h. t ~ 100 KQo Choose 
t e ' ie 
R = 100 KQ so that Rjk* B ~ 50 KG, RJ|R0
 w i l 1 later be chosen to be 





Figure 29o Circuit Snowing .impedance Seen by Feedback Voltage 
much greater than 50 KQ. So z„. ~ 150 K Q, 
(c) Choose I/Gn <C< Z,, Let l/Gn = 5 KQo 
O A '-" 
(d) Let n = I„0a Wow using Figure It, \'L .. ||Z. .. L 
Also, 
- 1770 Q 
- 3 
The dUco load r e s i s t o r on the l a s t s tage must be > 3KQ0 Let t h i s res i s to r be 
;Q and assume tha t the i n t e r n a l col lector- t o -emit ter resistance (~80 KQ) in 
pa ra l l e l with t h i s &>1KQ r e s u l t s in about 3 KQ on the input to the pa ra l l e l -To 
The Co Co load line and a dynamic operating path for the third 
itage are shown in Figure 31 for the circuit shown in Figure 30o A 
procedure for plotting che elliptical dynamic operating path is outlined 
+ 60 
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Figure 31. Allowed Operating Region for the T.I. 2N342 n-p-n 
Grown Junction Silicon Transistor at 25° C. 
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in the appendiXo In Figure 31 the actual volt-ampere characteristics 
are not shown since they would have to be plotted for the compound con-
nection and they are not that necessary* The dynamic operating path 
shown in Figure 31 is:. of courses only for signal components at 1 kc/sc 
However, the major axes for high and low frequency D.OoPo0 s are also shown0 
Preliminary experimentation has shown that some distortion will occur for 
the elliptical patn as large as shown in Figure 31a Aiso^ experimentation 
has shown that |Z* ̂ ffZ,,, | is not so large as to prevent this last stage 
from operating as a constant current source0 By making the input signal 
somewhat smaller in magnitude to prevent distortion all requirements out-
lined in the latter part of Chapter II are met and the element values can 
now be calculated,, 
(f) From Equations (18), (19), (20), and (21) in Chapter II all 
parallel-T elements can be calculated, The results ares 
~- - 5 K<2 
0 
C = Cu * o02247 uf a b r 
r- = ~- = 7 0Q8KQ 
a b 
Also, from Equations (30), (31), (32), (33), and (34) all load circuit 
elements can be calculated ass C. = C_ = c0222 u.f, — = 7G5 KQ ? 
~- - 2,65 KQ and ™~ = 5o06 KQC 
G2 G3 
Voltage Gain Necessary for a Particular Q 
_ _ _ _ _ max 
With reference to Figure 32a it will prove useful to derive an 
equation fox the amplifier1's no-load voltage gain,,, V^/V. 3 as a function 
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Overall Amplifier without Load, 
of the Q desired in the overall circuito In Figure 32b Fh repre-
sents the input resistance to the first stage and R_' the a.c0 load 
resistance on the last stage,. Figure 33a will be assumed to be the type 
amplifier used for the last stage and Figure 33b is a valid hybrid model 
in the mid-frequency range where coupling and bypass capacitors are taken 
as short circuits* In Figure 33b Rx represents R, in parallel with R„ 
and the load resistance on the preceding stageQ R ' in this figure rep-
resents R (see Figure 33a) in parallel with the internal collector-to-
emitter resistance which is approximately 80 KQo Recalls 
RL = 3d KQ 
RL" 3 K Q 
With reference to Figure 32b write 
v2 • - V W 
or 









Figure 33o Possible Configuration for Final 
Amplifying Stage0 
Now wr :.te Q = Q i'I + K ) as 
max o ' o 
Q - Q max o 
o Q 
and r e c a l l from Equation (7) t h a t 
g k 
0 2 \G + G + G, 





2(:< + : ) GQ(1 +Vn+1) 
Equating the two equations for K there results 
m 
Q - Q 
va ax o 
2(K+1) G (1 +A/n+T) Qo 
o ' v 
or 
Now f o r 
2(K+1) G (1 +4 /n+T) 
g S — — _ - ° _ _ - l . (Q _ Q ) 
^m Q w m a x v o y 
K = 53 
-- 5 KQ 
0 - ^ n i n + l i __ 3 5 4 
Q o 2(n+l) ° 3 D 4 
and g - (4,17 x 10" ) (Q - ,354) 
-[, max 
Now V-/V, = ^ g R T
C 12o5(Q - .354) where Rr ° i s taken as 3 KQ, 
c j. ,iT33 X L 
Since any Q of interest will be much greater than 0354 write 
ma x 3 
h 12o5 Q^ 
• • ; > : 
(40) 
From Equation (40) it can be seen that for Q ~ 500 the unloaded ampli' 
max 
flex must have a voltage gain of 6^250« 
Also, it will be useful to have a relationship between the overall 
voltage gainy K g for the proposed circuit at resonance and Q 
e" r -r ^max 
Recall that 
K = -(1-k) g 
iC2(G. + G2, 
Using f - 1 kc/s,3 n - 1B K = T — - =53 and the circuit elements as 3 o k 
previously calculated 
K - - (6,5 x 10 ) g 
e 








From Equation (41) it can be seen that for Q ~ 500 the overall cir 
max 
cuit will have a voltage gain of l:r3o5 at f = 1 kc/s, 
Additional Phase Shifts and Methods for Correction 
A prime contributor to the closed loop phase shift will be the 
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series resistor in the feedback armD Figure 34a shows the circuit to be 
used for the input summing stage and Figure 34b shows a hybrid model for 
this stage where coupling and bypass capacitors are taken as short cir-
cuitSo It will now be necessary to include the internal base-to-emitter 
capacitance since it is also responsible for the phase shifto With refer-














Figure 34 0 Circuits for Analysis of Phase Shift 
Associated with Series Feedback Resistor, 
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. 
Ef(; + SR SC) 
(R + R ) +S{RR C) 
+ sc 
= I T \= I 
VI + SCi 
+ SRgC 
EfRS 
(R + Rs) +j(wRRsC) 
V . V I / 
n- * In- I fa 
wnere 
<p = : • / . , 
. wRR-C 
RTI 
This will be a lagging phase shift and will approach -90° as y becomes 
very large,, Fortunately this phase lag can be all but eliminated by 
placing a capacitor CY in parallel with the series feedback resistor 





S + SCX R^ + S C 
E, 
1 + SRCX 1 + SRSC 
V = I + SR C, 
EfRs 
1 + SR C\ 
R ^ l + SRCX f
 RS 
Now if C is chosen so tnat RCy = R C 
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Figure 3S0 Phase Correction Technique, 
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r, 
R + K 
b 
5 / 
— / 0° 
A satisfactory method for determining Cy is to use a small variable 
capacitor and to vary if for stable operation of the overall circuit0 The 
procedure will be to set the input signal at f - 1 kc/s and gradually 
increase B from zero until instability results,. At this point vary C„ 
slightly until the output again appears stable. Now again increase p anc 
correct with C , In the experimental circuit C was simply two short 
pieces of insulated wire braided together,; C„ was varied by clipping off 
wireQ 
The resistor on the output of the para.,. 1 el-T network? l/G 9 will 




• W M W A 
\ 
R 2 $ 
« 
-^ 
R + R0 - l/G, 
C = Parasitic Capacitance Between the 
Feedback Arm and Ground 
Figure 36 0 Circuit for Analysis of Pnase Shift Associated 
with Paraliel-T Output Resistor„ 
From Figure 36 
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E . d + SR2C) 
(R1+R2) + S(R1R2C) 
E ,R2 
(R1 + R2) +' j f a ^ C ) 
E7 ) r \£&-> w h e r e * = ~ r a n ( R ™ R 2 
One way to eliminate this phase shift would be to place a variable 
capacitor C. in parallel with R< and vary it in such a way that 
L 
R.C. = R„C as B goes from zero to unity0 This would eliminate phase 
shift for all values of B but would be difficult to achieve physically„ 
Another possibility would be to place a fixed capacitor C in parallel 
with R so that R, C, - R C where the phase shift is a maximum0 Now it 
must be determined where the phase shift is a maximum0 
cp = - ran 
Rl + R2 
Recall that R + R0 = —• 0 Now i 2 G Q 









A,c (--) u - p)p" 
fp = Tan 
Tan"1 [ u C fcf-) ( l - p)p (42) 




From this it can be shown that p• ~ 05 corresponds to 
max 
Therefore 
by making C, = C the maximum phase shift that originally occurred can be 
eliminated,, However* phase shift will still occur as p is varied from 0 
to .,5 and from »5 to 1.0P but to a lesser degreeo The actual value of C, 
to be used is best determined under actual operating conditions and will be 
that value which produces the most stable output* Figure 37 shows C. on 
the output of the parallel-To Also,, from Equation (42) it can be seen that 
the smaller the value for l/G the less the phase shift 
' o 
Figure 37o Phase Correction TechniqueQ 
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Also? there will be a phase shift associated with the parallel-T's 
transfer impedance as shown in Figure 120 This is a leading phase shift 
for f > 1 kc/s and lagging for f < 1 kc/s0 Therefores this phase 
shift will not contribute to instability because it always opposes the 
phase shift introduced by the amplifier? s cutoff• In fact, the parallel-T 
phase shift will contribute slightly to stability,, 
Experimental Circuit 
Figure 38 shows the circuit constructed to meet all criteria pre-
viously discussed0 The parallel-! network was tuned to 1 kc/s by the pro-
cedure outlined in the appendix0 Note that the three stages comprising 
the amplifier have the same configurations as proposed earlier in this 
chaptero The variable capacitors shown across the series feedback resistor 
and across the output potentiometer in the parallel-T were selected for 
the most stable output at £„„ Of these two capacitors the one across 
the feedback resistor has the greater effect on the overall stability and 
care was taken to choose the best value0 For this circuits |Ep/E„jf - 1350 
o 
resulting in a predicted Q from Equation (41) of 
Q , ~ k^T ~ 500 max 2071 
The circuit constructed has several disadvantages which are con-
sidered as follows: 
(a) The response of the amplifier section is not wide enough for 
correct operation when 8 = 0 or Q ., - Q „ r r overall o 
(b) Noise is apparent in the final output,, E?? for p = 0o How-
evers this noise rapidly disappears as p is increased from zero0 
+60 
Figure 38• Experimental Circuit. -j 
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(c) The ope . tend to shift slightly as the three 
stages are coupled togeti is believed to be caused by parasitic 
coupling between stages. For example,, in one instance the presence of a 
nearby dace voltmeter :aused a Q-point to shift from vr ~ 20 volts to 
v«p * 50 volts even though the meter was not connected directly to the cir-
cuits In this instance the removal of the meter eliminated the problem, 
;. all experimentation was plagued by similar problems,, On occasion the 
shift in Q-point was sufficient to result in destruction of the transistors 
involved,, 
(d) Traces of b0 c/s pickup are apparent in the output. 
Because of Items (c) and (d) aboves care was taken to shield the 
entire circuits Each amplifier stage was enclosed in an aluminum box as 
were the load and feedback circuits* Also* all leads from the oscillators 
doCo supply, oscilloscope ana the V,,ToV\Ma were made of shielded cable0 The 
purpose was to reduce parasitic capacitive coupling and to prevent a shift 
in Q-poi.ntSo ... es .t was that the Q-points were made more stable 
upon coupling of stages although they still shifted slightlyo Since iron 
or soft steel is required for t>0 c/s shielding the above procedure was not 
expected to reduce the 60 c/s appreciably0 However•, the use of copper 
sided cables did appear to reduce the 60 c/s pickup somewhat0 Also3 a 
portion of the '.internal circuit wiring was done with shielded cableG In 
particular^ the lead used foi the feedback from the parallel-! to the input 
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Measurements were made on the circuit of Figure .38 to gain insight 
Into ixs operation^ Several pieces of equipment were required for this and 
the following were used* 
a0 Tektronix oscilloscope Type 514 AD 
bo Hewlett Packard oscilloscope Model 120 A 
Co Electronic Research Associates Inc3 tubeless power supply 
Model 110 DMC 
do Hewlett Packard oscillator Model 200 CD 
eD Hewlett Packard vacuum tube voltmeter Model 400 D 
f« General Radio wave analyzer Type 736 A 
The Hewlett Packard oscilloscope was used to make phase shift measurements,, 
A clear plastic mask was placed on the screen to read phase shifts directly 
without any calculations necessary0 The wave analyzer was used in tuning 
the paraliei-T network to 1 kc/s, 
AmrjliJ^ej'^e^£on[Se 
The amplitude and phase responses will first be considered for the 
three individual stages and then the responses for the unloaded three 
stage amplifier will be considered0 
Table 2 gives pertinent data tor the three stages taken individually0 
Using the high and low cutoff frequencies as given in Table 2 an asymptotic 
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Table 2U Data for individual Transistor Stages 
amplitude response is plotted in Figure 39» Note that the individual 
responses are such that the composite three stages should produce a response 
symmetrical about f - I kc/s0 All measurements on the first stage were 
made with the feedback input at ground potentialo The phase shift for 
each stage can be predicted by using the cutoff frequencies as given and 
the rules governing asymptotic phase shifts0 Figure 40 shows the phase 
shift for each iindividuai stage and the sum of these individual phase shifts 
is also shown0 The input resistance for each stage was measured by placing 
a resistor in series with the amplifier" s inputs such as R in Figure 415 
and measuring the voltages V̂  and V0 with the VaToVoMo With reference 
to Figure 41 the input resistance R„ is given by 
where 
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Figure 39, Asymptotic Amplitude Responses for Individual Stages, 
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Figure ^ u Circuil Used to Measure Input 
Resistance R= 0 1 
so 
" R = R V I " V 2 < 
Table 3 gives data for the voltage gain in the unloaded three 
stage amplifier0 This data is plotted irs Figure 42 along with the predicted 
amplitude response from the individual stages* Note that the actual gain 
compares favorably with that predicted by the cutoff frequencies and gains 
for the individual st Table 4 gives the phase shift in the unloaded 
three stage amplifier^ This is plotted in figure 43 along with the pre-
dicted phase shift fj he dividual stages. The actual phase shift is 
similar to that predicteda 
Recall Equation (40) which is restated as 
, v 
Up I = 12o5 Q 
*o 
where V̂ /V- is the voltage gain for the unloaded three stage amplifier, 
From Table 3 this gain LS 76 db or s:320 at f = 1 KC/S 0 Therefore,, 
P4 
Table 3.-. je Gain for Unloaded Three 
Stage Amplifier 
; — 
[u< icy Voltage Gain (db) 
10 i / s 2, i 
60.9 
60 c / s 66 .5 
100 c / s 70,2 
200 c / s 73.5 
400 c / s 75o5 
TOO ; J 
1 k. 76*0 
2 k c / s 75o6 
4 kc / s 7402 
8 kc / s 71,1 
iO k ; / s 69o5 
20 kc / s 63o3 
*0 kc / s 54,6 
80 k c / s 45o0 
* 100 kc / s 4205 
200 kc / s 39.3 
400 k c / s 37 .3 
V ' ' - — • " - — — • " -
600 kc / s 35,5 
• = — — — 
Parallel-! Response 
Measurements on the parallel-I" s amplitude and phase responses 
were made with the parallel-T operating in the overall circuit for p = 0o 
(i,e0 no feedback)o Figure 44 shows the circuit as it was used for mea-












i icted Overal l He • Dohse 
i 
| 
70 1 /̂  s 
- ; osti m a i v i a u p i 
{Responses 
btace i 









Ss ; • 




e • - i 










10 1 -+ 
1 
1 1 
' • • 
\ 
10 10" 10 I0d 
p = w/u 
: / 
Figure 42o Voltage Gain for Unloaded Three Stage Amplifier, 
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Figure 43o Phase Shift Through Unloaded Three Stage Amplifier 30 
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Table 4. Phase Shift for Unloaded Three 
^ge Amplifier 
' 
. . . • • ; 
1 
Phase Shift (Degrees) 
r 10 c/s + 85 
20 c/s + 80 
50 c/s 4- 70 
100 c/s + 60 
200 c/s + 38 
300 c/s + 25 
400 c/s +• 20 
l500 + 15 
BOO c/s + 5 
1. 0 *c/s 0 
I,.2 kc/s - 5 
U 5 kc/s - 10 
2o0 kc/s - 15 
3. 0 kc/s - 28 
4.0 kc/s - 35 
80O kc/s - 50 
10.0 kc/s - ^ 
/s - 64 
20.0 kc/s - 68 
30,0 kc/s - 75 
40oO kc/s - 80 
60c0 kc/s - 105 
— 
lOOcO kc/s - 120 
Pfi 
j. W W L 
100 K 
-AA/W* r 
E r .00 K 
^. 
* > — * * * • - . _ « . . % » . ^ 
Figure 44s Circuit Used for Measurements on Parallel-Ta 
With reference to Figure 44„ voltages V and V_ were measured with the 
X £-
Hewlett Packard W A W ' ^ N U However.; it is desirable to also determine I_ 
so that j v̂ /'I, j can oe plotted and compared with the transfer impedance 
of Figure 11 in Chapter II, Obviously 
ZIIT"ZIIL 
1 1 
and recalling that IT = I (STT) - I(•, ,.•* ) = »654 I it can be written 
that 
a 654 -
|Z11T||Z. ,. j ' ... be determined from figure 15 in Chapter II0 Table 5 
contains all pertinent data arriving at jv^/l-jo Figure 45 is a plot 
of |V«/l-| ialong with the theoretical transfer impedance from Figure 11 
in Chapter IIa With reference to Table 5 the attenuation at resonance is 
.;'.'/en in decibels by 
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j 20 c / s o J / 2600 
i 
o!51 1048 
60 c / s l o '^ , - i 258 a 0 442 1030 
! 100 c / s 2o63 , 675 2 • lO o 6 74 1000 
200 c / s ••n " T t T . i o :•- , '500 1,017 BBS 
' 400 c / s 4 c 20 . "70 90 1 .250 616 
500 c / s 4 a 30 B6fi 1 2095 1 340 492 
600 c / s 4 ,20 . 5 1 0 2020 1 „ 360 375 
700 c / s , 360 1945 1 o 378 26.1 
800 c / s 4„Q0 u238 ;«*=o 1,390 171 
9 0 0 - / • • 0; IS 3 1 o 393 8 2 
j .* o U JK C / S 3*80 , 0 5 2 1770 1,403 37 
,|; :.:. ,5 k c / s 3 . 30 , 4 1 0 > 1.368 300 
| 2 0 0 k c / s 2 , 9 2 . 1440 1 o 325 493 
3 , 0 k c / s 2o 2 i »8 70 1225 1 ,210 718 
4„0 k c / s , 8 0 . 9 2 0 10R0 .1,090 [ 8 3 3 
6r.O k c / s 1 c 23 JL - . 907 .888 951 
8 . 0 k c / s 
i 
U 0 3 c.820 8] . 8 2 5 993 
10*0 kc : : 7' 7 
o 
^76 . 7 2 0 995 
20oO k c / . 4 4 o4: ?10 a 405 1028 
Uo,o kc/s , 2 3 n n r : 68 •" , 2 1 9 10'28 
BOeO k c / s i 
! 
»-13 • 0 125 1000 
_ 
= 2 =1 2 
10 10 i 1 10 10^ 
p = w/w0 
Figure 45o Parallels Transfer Impedance0 o 
9\ 
dfc - 20 log tyrTp - -29 db 
- * 0-48 
However, this mea the true attenuation at resonance 
since it was made w3 . s wic •:. i/r.,V.,Mo and harmonics may have been 
present V- at f •-'.:. 5ie 5 conta: data on the phase shift 
2 o 
•••sociated with ^o/% £rom ure 440 This aat~ Is plotted in Figure 460 
Lot of the phase shift associated with 'o/lT would be similar to Fig-
^i 
ure 46 c 
• -'.-; a ̂ .1... j*g.3.£° pjgg 
Fhe :: ; itit :: F: jure 38 will now be used to nraaike measurements on 
the overall responses i t , , for several values of po Tables ?9 85, 9, 
. con - la • • •.- ted for p •• 0, oOOI295 o0G48 5 »O0BQ4, 
9 i &ly, "he normalized frequency responses for these 
;es of £ re pi 3d in jure 4~0 The aa^hed curve in Figure 47 shows 
it the p -: curve *c .. J »ok iike if the amplifier section produced 
flat response ovei ig£ from 10 c/s to 100 kc/s Q Note that 
fcfc • voltage gain at f s always close to l y360 o Recalling Equa-
tion (41), mi - I . i e as 
t, 
, f 
= 2,71 % ax 
is seen to be max 
Trias 
1^360 B 503 
20^i ^ 
*evera the actual Q achieved can only be determined by considering 
max ' ' 
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Figure 46o Phase Shift in Parallel-T, W 
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6o :  in Parallel-! Associated 
•* \ y • in Figure 44 
- • • - 9° 
50 c / s -19° 
80 ; / s -29° 
100 -340 
200 c / s -54° 
300 c / s -69° 
r:O0 c / s -850 
600 e/s -78 -
• •"OO ' -69° 
?00 z/$ -55° 
900 -39° 
: /s 0< 
. , 2 k c / s +50° 
1,4 k c / s +65° 
•' '• - / s +70° 
i „6 Scc/s f75° 
' „•• k c / s +80° 
2g0 k c / s +85° 
3aO k c / s +75° 
4 o 0 kc / s +530 
6,0 k c / s +50° 
8,0 Scc/s +40-
DoO k : / s +33° 
15-0 kc / s +24'0 
20,0 k c / s +20° 
40,0 k c / s +10° 
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ible 8 Overall Voltage Gain for 
-—=——^-
Ir* /r 
' — — *~T 
• e «y ; E2 ; i! Normalized J 
20 c/s 13 o 009.1 
60 c/s 61 o0445 
100 , 125 o 0923 
200 c/s 301 O2210 
300 c/s 460 o3380 
400 645 04730 
800 c/s 1247 .9170 ! 
I>0 kc/s 1 3o0 loOOOO 
1 -, 2 kc/s I2o o9300 
In5 kc/s 1066 ,7830 
2o0 kc/s 789 0.5790 
3o0 kc/s 510 ,3750 
4,0 kc/s 372 .2730 
8 ,0 kc/s 166 oi220 
10,0 ;Kc7s 125 .0920 
20.,0 kc/s ,0311 
_ _ _ _ _ 
40.0 kc/s :A o0106 
; 
Fable 9o I i/oltage Sain for p = ,0048 
Frequen y E /E Norma1ized 
20 c/s 10 .0073 1 
60 c/s 39 o0288 
100 c/s o0520 
200 c/s .. 9 ollOO 
300 c/s 236 ol740 
400 c/s 334 O2460 
600 c/s , o4400 
800 c/s 1030 O7600 
loO kc/s 1357 I ,,0000 
l,/2 kc/s 1112 08 210 
1.5 kc/s 705 o5200 
2o0 kc/s 427 o3l50 
3,0 kc/s 2 0I88O 
4,0 kc/s 180 o!330 
8o0 kc/s 87 oQ642 
10o0 kc'3 68 0 0502 
20.0 kc/s 31 o022"J 
40.0 kc/s 12 
^ — ^ - , ^ ^ . — , . • ^ , _ _ J 
o0092 
Table 10. Overall Voltage Gain for p - 0 008 04 
j — 
Frequency | E 2 A X I 
Normalized 
20 c/s 7 0 0050 1 
60 c/s 19 ,0146 
100 c/s 33 :0242 
200 c/s 68 o0502 
300 c/s 107 0 0794 
400 c/s 152 o!125 
800 c/s 623 0 4.620 
loO kc/s 1356 loOOOO 
1.2 kc/s 718 ,5310 
105 kc/s 360 O2660 
2o0 kc/s 205 o!520 
4,,0 kc/s 84 o0620 
80O kc/s S9 .0290 
10,0 kc/s 32 0 0235 
20,0 kc/s 16 0 Qi j.8 
40.0 kc/s 9 O0065 
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Figure 47* formalized Frequency Response for Overall Circuit, -a 
Table 13 contains the values for |E_/E. | when 8 - 1 in the frequency 
range from 900 c/s to ,100 C/B* This data is normalized to unity and 
plotted in Figure 46o Mow? recall Equation (8) in Chapter II which is 
restated as 
E 0 K y c 
2 e o S El " Q o ( l + <*„> (jt q "o 2 
When 6 - i the term Q (1 + BK ) corresponds to Q allowing the 
o o may ^ 
above equation to be rewritten a; 
E2 J * 0 
[X C ,_ i C. 2 . 
Q max , u o ~ u > + J u u < 
where it has been normalized to unity at f - 1 kc/so Dividing numera 
tor and denominator by y and letting p - y/y it can be written 
that 
|_L .% I . __j. (43) 
- 1 f A /7 2,2 „2 
Y"-^ w ' 
Equation (43) is plotted in Figure 48 for a 0 ... of 400 9 500 and 600 
TTlct X 
in order to compare the experimental response for {? = 1 with these three 
values for 0 _ a In the frequency region where p < 1 the experimental 
curve of Figure 48 is seen to resemble a curve for 0 = 570 0 However? 
1113 X 
in the region for p > 1 the experimental curve has'a mean value follow-
ing a Q = 450 curve,, It would be safe to simply rely on 
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•El I f 
Q % -J £ ~ 503 
•max 2o71 
as was to be expected0 To determine the actual half-power bandwidth for 




would be difficult since the bandwidth will be on the order of 
o w
 ro I0Q0 0 / 
ma x 
The available measuring instruments could not approach making such a 
measurement with any accuracy,., 
For values of p from zero to unity the voltage gain, Eo/Ei s 
at 1 kc/s appeared to remain fairly constanto Tne slight o31% decrease in 
this gains as evidenced in Tables '' through 12, could have been avoided by 
periodically checking the tuning of the parallel-To (i0e0 simply adjust a 
variable tuning element In the parallel-! to maxe tne gain remain constant 
as p is increased.) however <, tor most purposes '..he slight decrease in 
gain experienced here would be insignificanto The maximum gain always 
occurred at f = 1 kc/s for p varied from zero to unityQ This is, of 
course, because the amplitude response for the amplifier section is sym-
metrical about f = I kc/s as can be seen in Figure 42.0 
o 
The 4|ijif and 20 ĵif capacitors shown in Figure 49 are to cor-
rect the closed loop'phase shift and prevent oscillation In Figure 
102 
(a) (b) 
Figure 49,. Partial Circuits Showing Capacitors 
for Phase Correction 
the capacitor C - 20 fi|if has about the same value as the parasitic 
capacitance of the shielded cable used for the feedback leado Experi-
ence has shown that tne 4 pjtf capacitor in the experimental circuit has 
tne greater effect on overall stability with the 20 jijif capacitor having 
only a slight effect* For instance,, if the 20 ^ f capacitor were removed 
the output voltage would become only slightly unstable for j3 - 1 „ It 
would not actually Dreak into oscillation but would fluctuate in magnitude 
somewhato However^ if the 4 jijif capacitor were removed oscillations 
would begin ^hen p reached Q147< The oscillation would be at a fre-
quency near or equal to 1 kc/s., Recall, that the overall circuit Q is 
Q - Qo(l + pKQ) - ,354(1 + ̂ K Q ) 
and 
Q - ,354(1 + K ) 
max o 
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For the present circuit Q * 500 and 
K ~ "!r7 - 1 ̂  M 1 2 o o 354 
5 0 
Overall Q - o354 [l + p(.1412)] 
Now for p - o!47 
Q - 0354 [1 + (.147)(1412)] - 73oO 
Therefore,, the presence of the 4^f capacitor allows the overall 
Q'factor to increase from 73*5 to 500 without oscillations0 
As previously discussed, the minimum possible input voltage will 
be determined by the noise level in the circuit while the maximum possible 
input voltage will be determined by clipping in the last transistor stage0 
Maximum and minimum input voltages were measured for B = 05 and p = la 
These measurements appear in Table 140 
Table 14,, Input Voltage Extremes 
6 = 0 ' P = 1 
Maximum Input 
at fQ= 1 kc/s 
in volts rms 
lo48 X 10": 2o59 x iO'1 
Minimum Input 
at f0 = 1 kc/s 
in volts rms 
,,148 x 10^3 ~ 0 
L 1 
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Notes from Table 14,, thai feedback a larger range for input voltages 
is possibleo Nô : only does the negative feedback correct distortion up 
to a certain pointy but it also eliminates ail visible traces of noise0 
Figure 50 is a photograph of the output voltage showing the effect of 
feedback on the circuit noise0 The waveforms in Figure 50 are for an input 
-3 
voltage of o.l x 10 ' vo*.t rms0 Figure 50a is for p - 0 and Figure 50b 
is for p - lo However? the noise will clear up for p only slightly 
greater than zero0 Figure 51 is a photograph illustrating the effect of 
feedback on distortion in the output.. The waveforms here are for an input 
-3 
voltage of 20 3"7 x 10 volt rmsc, Figure 5ia is for p - 0 and Figure 5„b 
is for p any value slightly greater than zero to unity* 
It will be instructive to consider the effect on the overall 
voltage gains E9/Eri) as the d,c. supply voltage is variedo Recall from 
Figure 38 that a 30 volt source and a 60 volt source are used in the cir-
cuits. The effects of varying these voltages separately and varying them 
simultaneously will be considered*, The results are presented in Table 150 
The results here are almost the same for any value of pQ 
Also? it will be instructive to consider the effects of increasing 
the temperature in the vicinity of the entire circuit* Ail measurements 
made to this point were made at T - 17° F0 The temperature was raised to 
T w 130° F and the voltage gain at 1 kc/s increased from 1,355 to 1,,540 or 
about a 14% increase in galnn This was for p ~ 0Q However9 as p was 
increased to unity the output vanished indicating that the parallel-T 
was out of tune0 The output voltage was restored by adjusting the varia-
ble elements in the parallel-T until the output had reached the desired 
levelo Upon cooling,^ the bridge again had to be tuned to keep a constant 
105 
Figure 50, Effect of Feedback 
on Noise0 















60 v., 1355 
30 Vo up 20% 
60 Vo same 1780 31% Increase 
30 vo down 20% 
60 Vo same &33 34% decrease 
30 Vo same 
60 Vo up 20% 1565 16% increase 
30 Vo same 
60 v. down 20% 1065 21% decrease 
30 Vc up 20% 
60 Vo up 20% 2090 54% increase 
30 vo down 20% 
60 Vo down 20% 711 48% decrease 
30 Vo up 10% 
60 Vo same 1565 16% increase 
30 Vo down 10% 
60 Vo same 1168 14% decrease 
30 Vo same 
60 Vo \jp 10% 1453 1% increase 
30 Vo same 
60 v0 down 10% 1219 
j 
i _ _ _ _ — _ 
10% decrease 
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gain at center frequenc p LS variedo 
To illustrate the high Lvity of the experimental circuit as 
p Is increased, a 1 kc/s square wave input was used* From Fourier theory 
a square wave with a peak-to-peak voltage of V volts is given by 
?'•> • 1 1 
wt) - — (cos lit - r cos 3 i + ;os 5 »jt 
J 
I 
r COS 7 {jt + 0 <, o O O B B ) o 
For a square wave at 1 kc/s tne 1 kc/s Fourier component is 
— cos ut 
ji 
Figure 52a is a photograph of the square wave input having a peak-to-peak 
.3 
voltage or 2 x 10 v volto Figure 52b is the output for p •- 0. where har-
monics are presents However,, for p made slightly greater than zero to 
unity the output appears as in Figure 52c0 This Is a i kc/s sine wave with 
a peak-to-peak value of 3o45 volts0 This is in good agreement with Fourier 
theory as follows^ 
. , J 2V (2) (.2 x 10"3) 
Input component at 1 kc/s - — -os ut - •-•••-*"—— —*- cos ut 
Voltage Ga . 1 Jcc/ - - I. 355 
,355 K LP3)(4 A l(f3) 
E xp e c t e Q output = —-• - f > — — —^ e o 5 y I 
- 1 ,728 ..05 wt 
which has a peak-to-peak value of 3*46 volts0 
Therefore,: the harmonics have been eliminated and only the I kc/s 
component is passed ana amplified,:, 
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'.:«, 
Figure 52, Output Voltage for Zero Feedback 
and Maximum Feedback with 
Square Wave Inputs 
. KAPTER V 
CONCLUSIONS AND RECOMMENDATIONS 
Physical limitations _f_or Proposed problem 
The method used for solv . . the proposed problem has certain 
physical limitations that affect the overall circuit operation,, It will 
now be beneficial to recapitulate the major limitations encountered in 
circuit design and operation of the proposed circ .., 
The possibility of oscillation is present in any circuit involving 
feedback unless care is exercised in design,. The threat of oscillation 
forms an upper limit on the 0 attained in the present circuit0 This 
is because the greater the Q , is to be the greater the voltage gain 
must be as can be seen from Equation (40) 0 Therefore;, it will be more 
difficult to make the closed loop voltage gain reach 0 db before the phase 
shift around the ^oop reaches 180°a Experimentation was plagued by oscil-
lations at f -* 1 kc/s and f » 1 kc/s as p was increased from zerou 
However, the high frequency oscillation could usually be predicted by 
sketching the frequency response for both amplitude and phase shift and 
assuming oscillations would occur near the, frequency where the phase shift 
reached 180° and the closed loop gain was greater than 0 db0 Without the 
phase correction techniques employed for the • s feedback resistor and 
the output resistor on the parallel-T the stable 0 ** 500 could not 
•ma x 
have been achieved,> Actually, Q *• 500 appeared to be the highest stable 
Q attainable with the design used (i*ec with the values of n:, K and 
LIO 
1/G chosen and with ind one wideband amplifier stage.) 
Noise was apparenl he final output for B = 00 An attempt was 
made to achieve a high signal-to-noise ratio at the output to the first 
stage by having a fairly ri.:,gh voltage gain In this stage, but this did 
not eliminate all traces of noise in the output„ The Large biasing 
resistors in the firs1 stage no doubt contribute to the noise problem as 
predicted by tne following Nyquist relation for thermal noises 
FUM 3„ Noise - E =t\jbkm{m) 
where k = Boltzmann" s constant 
-23 
- 38 x .0 * wa t t - s ec /deg ree Kelvin 
R = resistance of conductor 
I - temperature of conductor in degrees Kelvin 
E-W.. = bandwidth of the measuring system in cycles per secondo 
Also;, tnerrnai noise,, snot noise and l/f noise associated with 
the transistors in the input stage will contribute to the overall noise 
problem,. However, as B is made greater than zero the negative feedback 
eliminates the noise at the output of the load circuit* Fortunately^ the 
noise disappears rapidly as p is increased,. If circuit operation is 
desired for p = 0,, the noise level will set the lower limit on the input 
signal magnitude while the size of the dynamic path on the last amplifying 
stage will decide the upper limit on the input signal„ 
It is difficult to design the amplifier section with a bandwidth 
several times that of f /Q while meeting other circuit criteria0 If 
o o 
the amplifier bandwidth Is too narrow the overall circuit9 for B * 09 
will have a bandwidth less than the desired f /Q » For some applications 
ill 
this fact may not. matter, for others it may prove a severe handicap*) 
The experimental circuits amplifier was made too narrow in ars effort to 
achieve- stabie oi - = o-i, 
The operation of the parallel-! is easily affected resulting in 
changes in the overall circuit operation,, It should also be noted that 
the null at the resonant frequency f . - not perfect and the attenuation 
o 
here is finite0 If the parailel-T is to be \i-5eti in a wide temperature ranges 
very stable components would oe necessary fox all of its circuit elementSo 
Also., the solder connections in the parallel-'! stworJk should be made with 
. i .*:- to insure good results* Good solder joints are,, of course, important 
throughouts but experience has shown that one cold joint in the parallel-T 
can cause particular frustration*. 
The fact that high-gain voltage amplifiers are needed for circuit 
operation requires a certain amount of shieldingo In particular,, ail leads 
from the external equipment were shielded to prevent unwanted effects0 
For instance^ 60 c/s from the overhead lighting was continuously apparent 
in the final output0 Also,,, the parasitic capacitive coupling between 
stages had a drastic effect on the stability of transistor Q-pointSo 
While the construction of aluminum boxes for each stage helped the situa-
Lt did not eliminate its tl *as generally advisable to use short 
Leads in the circuit where possible and even use shielded cable for some 
internal wiring such as the feedback wire to the input stage,, A good cir-
cuit ground had a profound effect on the overall circuit operation^ For 
the experimental circuit a bench ground was used to prevent the output sig-
nal from lumping about, Fhe bench ground was only connected to one external 
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figure 53 0 Instrument Arrangement to Prevent 
Ground Loop CurrentSo 
ground loop as shown in Figure 53b., In Figure 53b both the oscilloscope 
and oscillator have their chassis grounds connected to the bench ground0 
Here p the ground loop cuiTen" .'low contributing to tne overall noise 
problem and causing the output to jump aboutB 
Other P o s s i b I .lit i e s., f or _ S glut ion... t o__Pr opo_se_d__ Pr ob_l em 
While the solution to the proposed problem as presented may be satis 
r :.:.,ory tor some applications it will be worthwhile to consider other pos-
ilities for solution to improve operation and allow achievement of a 
higher Q 
max 
The use of two special wideband amplifier stages and one narrowband 
113 
stage possibly ;ou_d ce nr.ade to produce stable operation with the overall 
amplifier bandwidth much greater than f /Q 0 Several texts on transistor 
circuit design contain complete schematics for wideband amplifiers with a 
bandwidth of about 20 mc/se With slight alterations most of these ampli-
fiers could be applied to the problem at hando Then9 if necessary, special 
phase correction techniques could be 'used to make the closed loop voltage 
gain reach 0 db before the phase shift reached 180°0 
It will be worthwhile to consider application of the field-effect 
transistor to the proposed problem* The field-effect transistor has the 
attractive feature that the input resistance can be made in the range 1 
. 100 megohms*, Alsos this transistor has a fairly low noise figure and 
could be used to produce a fairly high voltage gainQ In addition, a typical 
unit would have a cutoff frequency of several megacycles per secondo These 
features could prove extremely valuable for possible use in the input stage 
whether it was a summing stage or a differential stage0 
The selection of K ana i/G could be changed to allow the cir-
cuit to produce a higher Q for the same voltage gain0 For instance, 
ma x 3 
the following choices in these parameters could maKe significant improve-
ments; 
r. - ., o2 
K = ol 
i/G = 15 K Q 
o 
where the parallel-! works into 150 KQ. 
Although a summing amplifier was chosen for the experimental cir-
cuit it iSj, of course,, also possible to use a difference amplifier for the 
114 
input stage0 This wou d e e advantage of requiring only two amplifier 
stages thereby decre« s e stability problemo Trie difference amplifier 
could be designee to produce sufficient gain so that9 upon coupling to the 
second stage9 Q" s greater than 500 could be achievedo Also, the bandwidth 
of v;he amplifier section could probably be made wide enough for correct 
operation of the overall circuit without oscillations occurring since the 
phase shift for the amplifier would approach 180° at both high and low fre-
quencies « 
Changing the entire problem from one of voltage feedback to one of 
current feedback could produce the same overall results while eliminating 
many disadvantages of vol"age feedbacks the transistor is basically a 
current amplifier and current feedback would utilize this property instead 
of at temp" ... , ;• create a high gair voltage amplifier <> 
115 
A P P E N D I X 
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,'.. - r h ••])-.•./( 
Parallel-! Tuning Procedure 
It will be necessary to leave certain elements in the parallei-T 
network variable In order to tune for the best null at f - 1 kc/s0 
o / 
However,, even the procedure to be presented here will not achieve a per-












Figure 540 Circuit for Tuning Parailel-T 
Figure 54 shows the capacitor and resistor to be Left variable in the 
paraIlel-TQ .Mote that the input resistor,, l/G ? is not shown since 
it and l/G, will compri&e the load resistance on the last transistor 
stage ana it is not needed here for tunings The input signal should be 
applied as shown In Figure 21 and should be set at f =1 kc/s0 The 
output'wili be observed with a highly selective r.ffi.s, voltmeter such a: 
the General Radio Wave Analyzer,, A wideband voltmeter will not suffice 
Ill 
because it will pass, ana measi c- the harmonic content of the signal 
source0 The harmonics are,;, of course:, passed through the parallel-! net-
work without much attenuated . Thusg once the signal at f - f is nulled 
o 
to a value less than the harmonic content the meter reading will be mean-
ingless as regards tuning , 
A procedure for initially tuning the parailel-T is outlined as 
followst 
(a) Set signal source to f - 1 kc/s, 
(b) With the r.,m,,-> voltmeter on the parallel-T output adjust the 
voltmeter" s frequency control until its meter reads maximumo This will 
center its passband at 1 kc/s,, 
(c) Adjust the variable 100 Q resistor for an output minimum,, 
(d) Adjust the 4G0 pf capacitor for an output minimum0 
(e) Again adjust the frequency control on the voltmeter for a 
maximum meter readings 
(f) Adjust the variable 10 Q resistor for an output minimum0 etc, 
Final tuning for the parallel-T is best performed under actual oper-
ating conditionSo This final tuning utilizes the fact that the output 
voltage for the load circuit should remain constant for f - 1 kc/s as 
p is variea from zero to unity:, With reference to Figure 55 the output 
voltage E will be held constant by adjusting R and C as the feedback 
arm is varied from ground upward,, p should be raised from zero in small 
discrete steps and the frequency of the input source should be adjusted 
at each step to assure that it is on resonances In particular^ for p near 
unity and a large overall Q-factor the frequency adjustment on E., is 
important because tne overall bandwidth is so small0 
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Figure 55« Entire Circuit Used for Final 
Tuning of Parallel-Ic 
Since tuning is possible in the parallel=T it should be possible 
to use normal tolerance components in it« Howeverp the circuit elements 
used in the experimental circuit were ail measured on an impedance bridge 
to minimize the tuning necessary* 
Plotting -|>ynp«ic -Qper-atin^ .Path 
A procedure for plotting the dynamic operating path (i0e0 in vs0 vrc) 
for the last transistor stage will now be giveno Figure 56 shows a portion 
of the circuit useful In this analysis*, 
Figure 56, Circuit for Analysis of Do0oP, 
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Instantaneous i r = cLc, current + a-«Co current 
= 1^ + 3 
i „ = I,. +• A s in sat (44) 
Now assume lr ~ ' and i •- i and w r i t e C E c e 
¥CE'^ ECC • V L - ^ I ^ I T ^ U L I ^ - V E 
VCE -ECC " ^ W ^ c l Z l l T « Z l l L l ^ -
VCE Z ECC ' X C^L + HE^ = A j Z i i T i | Z L 1 L ( s i n Cut ~ 9 ) (45) 
Now plot Equation (44) vsc Equation (45) as yt varies from 0 to 2i„ 
In Equation (44) and Equation (45) 
A peak-to-peak current on DoGoPo 
A = 2 
|Z,*-||Z,,, :an be determined for a particular frequency from Figure 15 
in Chapter '. Ie Also., 6 associate^ with I^VIT(IZI IT I ^
s 
n •= — ~*^ ) - Tan ( V ) 
3o83-p 1 = • p 
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